Skip to content
Credly
Create Account
Sign In
We've detected that your browser has JavaScript disabled. Some features of Credly require Javascript to be enabled. For the best experience, please enable JavaScript in your browser settings or try using a different browser.
ORGANIZATION
Cadence Design Systems
Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.
Linkedin
Website
Employees
Badges
Collections
508 badges
Sort by:
Most popular
Most popular
Most recent
Behavioral Modeling with Verilog-AMS v20.09 Exam
Cadence Design Systems
Fundamentals of IEEE 1801 Low-Power Specification Format v10.0 Exam
Cadence Design Systems
Virtuoso Layout Pro: T9 Virtuoso Design Planner vICADVM20.1 Exam
Cadence Design Systems
Mixed Signal Simulations Using Spectre AMS Designer v20.09 Exam
Cadence Design Systems
Allegro Design Entry Using OrCAD Capture vSPB17.4 Exam
Cadence Design Systems
Jasper Connectivity App v22.12 RAKS Exam
Cadence Design Systems
5G mmWave Handset System Design – S1: Simulation and Verification of the RFIC (Transceiver) vICADVM20.1 Exam
Cadence Design Systems
Genus Synthesis Solution with Stylus Common UI v20.1 Exam
Cadence Design Systems
Allegro PCB Editor Basic Techniques v22.1 Exam
Cadence Design Systems
Xcelium Simulator v19.03 Exam
Cadence Design Systems
Fundamentals of IEEE 1801 Low-Power Specification Format v9.0 Exam
Cadence Design Systems
Physical Verification System v16.1 Exam
Cadence Design Systems
Sigrity PowerDC and OptimizePI v2018 Exam
Cadence Design Systems
Spectre Simulator Fundamentals S2: Large-Signal Analyses vSPECTRE18.1 Exam
Cadence Design Systems
Specman Fundamentals for Block-Level Environment Developers v20.03 Exam
Cadence Design Systems
Voltus Power-Grid Analysis and Signoff with Stylus Common UI v19.1 Exam
Cadence Design Systems
Test Synthesis with Genus Stylus Common UI vGenus 19.1 Exam
Cadence Design Systems
Virtuoso ADE Explorer and Assembler S1: ADE Explorer and Single Test Corner Analysis vIC23.1 Exam
Cadence Design Systems
Cadence Diversity & Inclusion Mentorship Program
Cadence Design Systems
Fundamentals of IEEE 1801 Low-Power Specification Format v5.0 Exam
Cadence Design Systems
Sigrity PowerDC and OptimizePI v2022HF3 Exam
Cadence Design Systems
Virtuoso Layout Pro: T8 Virtuoso Concurrent Layout Editing vICADVM20.1 Exam
Cadence Design Systems
Spectre Simulator Fundamentals S1: Spectre Basics vSPECTRE21.1 Exam
Cadence Design Systems
Innovus Implementation System (Block) v18.1 Exam
Cadence Design Systems
High-Performance Spectre Simulation vSPECTRE20.1 Exam
Cadence Design Systems
SiP Layout v17.2-2016QIR7 Exam
Cadence Design Systems
Quantus Transistor-Level T1: Overview and Technology Setup v21.2 Exam
Cadence Design Systems
Spectre Simulator Fundamentals S4: Measurement Description Language v18.1 Exam
Cadence Design Systems
Verisium Debug v22.09 Exam
Cadence Design Systems
Virtuoso Schematic Editor vIC23.1 Exam
Cadence Design Systems
Conformal Equivalence Checking v21.1 Exam
Cadence Design Systems
Protium Introduction v22.05 Exam
Cadence Design Systems
Xcelium Simulator v22.09 Exam
Cadence Design Systems
Jasper Formal Fundamentals v24.03 Exam
Cadence Design Systems
SKILL Language Programming Introduction vIC23.1 Exam
Cadence Design Systems
Spectre Simulator Fundamentals S1: Spectre Basics v23.1 Exam
Cadence Design Systems
Virtuoso Spectre Pro S1: DC Algorithm vSPECTRE 19.1 Exam
Cadence Design Systems
Allegro PCB Editor SKILL Programming Language v17.4-2019 Exam
Cadence Design Systems
Allegro X PCB Editor Basic Techniques v23.1 Exam
Cadence Design Systems
Specman Fundamentals for Block-Level Environment Developers v18.03 Exam
Cadence Design Systems
Allegro Package Designer Plus v22.1 Exam
Cadence Design Systems
Virtuoso ADE Explorer and Assembler S3: Sweeping Variables and Simulating Corners vIC6.1.8/ICADVM20.1 Exam
Cadence Design Systems
Virtuoso Layout Pro: T2 Create and Edit Commands vIC23.1 Exam
Cadence Design Systems
Advanced SKILL Language Programming vIC6.1.8/ICADVM20.1 Exam
Cadence Design Systems
Conformal ECO v21.1 Exam
Cadence Design Systems
Low-Power Simulation with IEEE Std 1801 UPF v18.09 Exam
Cadence Design Systems
Quantus Transistor-Level T2: Parasitic Extraction v19.1 Exam
Cadence Design Systems
High Level Synthesis Tutorial - DAC 2022
Cadence Design Systems
« Prev
1
2
3
4
5
Next »
