Cadence Design Systems - Credly

We've detected that your browser has JavaScript disabled. Some features of Credly require Javascript to be enabled. For the best experience, please enable JavaScript in your browser settings or try using a different browser.

508 badges

Conformal Low Power Verification with CPF v24.1 Exam

Cadence Design Systems
Fundamentals of IEEE 1801 Low-Power Specification Format v11.0 Exam

Cadence Design Systems
Conformal Equivalence Checking v24.1 Exam

Cadence Design Systems
Cadence and VEDA IIT: Analog Design Analysis and Simulation - Instructor

Cadence Design Systems
Cadence Collegiate Mentorship Program

Cadence Design Systems
SystemSI for Parallel Bus and Serial Link Analysis v2024.0 Exam

Cadence Design Systems
Palladium Introduction v23.03 Exam

Cadence Design Systems
Analog Simulation with PSpice Using System Capture vSPB23.1 Exam

Cadence Design Systems
Innovus Low-Power Flow with Stylus Common UI v23.1 Exam

Cadence Design Systems
Low-Power Flow with Innovus Implementation System v23.1 Exam

Cadence Design Systems
Behavioral Modeling with Verilog-AMS v24.03 Exam

Cadence Design Systems
Xcelium Integrated Coverage v24.03 Exam

Cadence Design Systems
Functional Safety Implementation and Verification with Midas v24.03 Exam

Cadence Design Systems
Joules Power Calculator v23.1 Exam

Cadence Design Systems
Cadence Training Partner: Analog Physical Design and Verification

Cadence Design Systems
Cadence Training Partner: Analog/Mixed-Signal Circuit Modeling

Cadence Design Systems
Cadence Training Partner: Analog Design Analysis and Simulation

Cadence Design Systems
Cadence and VEDA IIT: Analog/Mixed-Signal Circuit Modeling

Cadence Design Systems
Cadence and VEDA IIT: Analog/Mixed-Signal Circuit Modeling - Instructor

Cadence Design Systems
Cadence and VEDA IIT: Analog Physical Design and Verification

Cadence Design Systems
Cadence and VEDA IIT: Analog Physical Design and Verification - Instructor

Cadence Design Systems
Cadence and VEDA IIT: Analog Design Analysis and Simulation

Cadence Design Systems
Artificial Intelligence and Machine Learning Fundamentals v1.0 Exam

Cadence Design Systems
Design for Test Fundamentals v5.0 Exam

Cadence Design Systems
Cadence Training Partner: SystemVerilog Assertions and Jasper Formal Fundamentals

Cadence Design Systems
Cadence and Sumedha IT: SystemVerilog Assertions and Jasper Formal Fundamentals

Cadence Design Systems
Cadence and VEDA IIT: SystemVerilog Assertions and Jasper Formal Fundamentals

Cadence Design Systems
Cadence and Entuple: SystemVerilog Assertions and Jasper Formal Fundamentals

Cadence Design Systems
Cadence and VEDA IIT: SystemVerilog Assertions and Jasper Formal Fundamentals - Instructor

Cadence Design Systems
Cadence and Entuple: SystemVerilog Assertions and Jasper Formal Fundamentals - Instructor

Cadence Design Systems
Cadence and Sumedha IT: SystemVerilog Assertions and Jasper Formal Fundamentals - Instructor

Cadence Design Systems
Virtuoso Digital Implementation v23.1 Exam

Cadence Design Systems
Innovus Clock Concurrent Optimization Technology for Clock Tree Synthesis v23.1 Exam

Cadence Design Systems
Innovus Clock Concurrent Optimization Technology with Stylus Common UI v23.1 Exam

Cadence Design Systems
Clarity 3D Solver v2024.0 Exam

Cadence Design Systems
DE-HDL Library Development using Allegro X System Capture v23.1QIR1 Exam

Cadence Design Systems
Jasper Low Power Verification v1.0 Exam

Cadence Design Systems
Jasper Formal Fundamentals v24.03 Exam

Cadence Design Systems
SystemVerilog Advanced Register Verification Using UVM v21.03 Exam

Cadence Design Systems
Microwave Office for RF Designers v22.1 Exam

Cadence Design Systems
Xcelium Simulator v24.03 Exam

Cadence Design Systems
Allegro X EDM PCB Librarian vSPB23.1 Exam

Cadence Design Systems
Genus Physical Synthesis Flow v23.1 Exam

Cadence Design Systems
Jasper Scoreboard v1.0 Exam

Cadence Design Systems
Cadence RTL-to-GDSII Flow v6.0 Exam

Cadence Design Systems
Conformal Low Power Verification with CPF v23.1 Exam

Cadence Design Systems
DE-HDL Library Development using DE-HDL vSPB23.1 Exam

Cadence Design Systems
Allegro X Design Entry HDL Front-to-Back Flow vSPB23.1 Exam

Cadence Design Systems