The earner of this badge can generate and integrate a UVM Register Model into an existing UVM testbench, and drive register and memory stimulus into a DUT using the Register Model. They understand the different modes of prediction for checking and the options for coverage. They can create and modify UVC adapters for Register Model access. They can also customize Register Model behavior and stimulus.

• Type Validation
• Level Intermediate